Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone,
I am new to IC Compiler. I am seeking some help from all the experts over here :-)
I have a question on reading DEF file generated after floorplanning with pads, unplaced cells.
Example DEF COMPONENT section:
- BLOCKA/AND_INST1 AND_SVT + UNPLACED;
When I execute read_def, I...
Hi,
I am having the same issue. Created CEL View from GDSII.
The Library Cell Preparation Version D-2010.03, march 2010 stated that i need to run:
set_attribute [get_ports VDD] port_type "Power"
And
set_attribute [get_ports VSS] port_type "Ground"
Astro gives me:
Astro> Info: building...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
