Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by vicky3661

  1. V

    need help about pci video decoder

    hi i want to develope pci video decoder using Ic fusion 878a. if anyone has worked on that please help me about schematic and other technical specification. thank you.
  2. V

    Help me design a frame grabber using decoder IC Fusion 878A

    hi i want to develope frame grabber using decoder Ic fusion 878a. if anyone has worked on that please help me about schematic and other technical specification. thank you.
  3. V

    about ASIC verification

    hi can you please send me e-book of system verilog . my mail address is vicky3661@gmail.com thank you.
  4. V

    Latest Version of QuestaSim?

    questasim version hi we are using 6.3d. if is there any new upgradation please reply me.
  5. V

    Ni2 logic pvt ltd details

    ni2 logic one of my friend is working in ni2logic. they do recruit freshers but their major work is related with product marketing. so i would suggest you to try any other company. u will get better one. best of luck.
  6. V

    Help me code a FIFO with those parameters

    Re: about FIFO hi u r using write clock as well as read clock. so u have to use asunchronous fifo. search on google, asyn.fifo code and method for finding depth of fifo is available on google.
  7. V

    Verilog code doubts about using posedge pulse and posedge clk

    Re: verilog code doubts hi if you are using pulse as your input then according to me method B is better than A. else method A is good. if u r using pulse as yur input, then method A will infer a latch. so go with method B.
  8. V

    SYSTEM VERILOG VERIFICATION ENVIRONMENT

    questa tool is also good for system verilog. it supports AVM methodology.
See more

Part and Inventory Search

Back
Top