Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello, I have a difficulty in making verilog-A Model for short interval input event.
For example, Here is an and gate.
1. Propagation Delay=5ns
If there is an Input signal '1' when t=0~4ns,
Output must be 0 for all time because input signal '1' interval is shorter than the propagation...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
