Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by venkyatit

  1. V

    Getting a negative output when doing VHDL subtraction

    Re: VHDL subtraction Thanks. I have posted it with a different subject. ( Issue with VHDL subtraction).
  2. V

    Issue with VHDL subtraction

    Here is the issue with more details: CounterA and CounterB are two integers configured to count different pulse widths . I need to generate 2 pulse widths from A and B such that result = CounterA + CounterB; result1 = CounterA - CounterB; The addition gives the correct result whereas the...
  3. V

    Getting a negative output when doing VHDL subtraction

    Hi. I am new to VHDL. My code appears to be working fine if two variables (defined as integers) are added. It is even working when subtracting (C<=A-B), only if variable A is greater than B. However, when B is greater than A then the output is incorrect (normally zero), whereas I am looking for...
See more

Part and Inventory Search

Back
Top