Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: verilog hdl or vhdl?
verilog takes very less simulation time than the VHDL.
most of the companies uses only verilog HDL.
Verilog is easier for coding as it resemble C language.
Verilog syntax and semantics are very easier to understand
.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
