Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
VCS Tool related query
Hi Friends,
I have very silly problem.
I am running some testcases in VCS. Some testcases are giving different results in GUI mode and Batch mode.
I want to know if such things do happen in VCS or am I doing some mistake.
Please help me in this regard...
Hi Friends,
Can anyone help me to understand how to connect Verilog TestBench to a VHDL RTL.
It would be great if you can help me with a example.
Thanks,
- Veeresh
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.