Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for the detailed reply.
Let me answer by saying, yes I am quite satisfied with the company I am a part of. But unfortunately, as there are literally next to zero projects on the table (as has been for the last 2 years), and no scope of good learning, I decided to ask people for what...
'Go' is just an input signal.
The question just describes a signal which goes to 0 and 1 two times is what I am guessing (Go high, go low, again go high and go low) as per the frequency that 'you' give.
The whole 'two times' that you have mentioned seems to cause the confusion. What exactly...
Hey,
Thank you for the really detailed answer. I will use this as a point of reference in choosing what to do this year.
As you have mentioned, being an "all rounder" did come to my mind. I have worked in the field of analog IC design for a few years in my university and eventually switched...
Hello everyone,
I have been working on FPGAs since a year in Germany and I have been working a little bit with the implementation on Xilinx FPGAs with VHDL.
I am doing predominantly support work at my present company, and I feel like i am in the middle of nowhere since the experience I have...
Thanks for the tip. I seemed to have looked up alot of IEEE articles with regard to the same and they dont seem to give a really good explanation regarding the CTIA circuit. Simple questions as to how the feedback capacitor needs to be selected, how the reference voltage needs t be selected and...
Thanks! That helped.
But what do you mean by the whole well charge dumped on the sense node it shouldn't go negative?`
And do you think an external capacitor is somehow necessary at the input terminal to 'not let it go negative'? Would an external capacitor increase the total capacitance at...
I wasn't mentioning the area of the photo diode. I meant the area of the external readout circuit altogether taking up more area in comparison with the photo diode. It would eventually be a disadvantage since the readout circuit would take more area with an extra capacitor than without...
Haha he didn't explain. This is sort of an assignment expecting the students to do so.
Anyways, I know that it is mostly just an indication of the equivalent capacitance of the diode. But, in the case that it was an external capacitor connected in parallel to the diode, what would it do? Would...
Not necessarily any source. Just an assignment from a professor to explain the whole circuit. I found relevant descriptions for every other component but for the input capacitor and hence wanted to know if anyone has any idea about it.
Hello,
I have attached a picture of the capacitive transimpedance amplifier which is generally used in image sensors. Can anyone help me understand the use of the input capacitor 'Ca'?
I know that the photo diode in itself has a diffusion capacitance which gives a measure of the charge...
I needed to know a few things before proceeding in the project.
1. Do the current sources and sinks need to be in saturation for the proper functioning? As in my circuit the inverters seem to be in saturation and the sources and sinks seem to be in the active region.
2. Does the current have a...
And the output current that is obtained from this converter will be fed to the current source and sink in my circuit(or may be as a current source itself)? rather than having a voltage source control the circuit. Am i right in stating this?
Wouldn't it be the same circuit if i mirror a current from one nmos to the other since the Vgs of both will be the same? What would the current mirror do in this case?
So am i right in asking "How can translinear operation at subthreshold input voltages help in obtaining high frequencies in the VCO" then? I have to obtain Mhz operation at 0 input volts too.
requirements : Mhz frequency range for 0 to 1.8V since i am using a 1.8V Pmos and Nmos in Cadence.
Yes, assuming translinear means the current should vary linearly with the voltage rather than exponentially which is usually the case below threshold voltage.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
