Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am running synplify_pro and I have automaticaalt generated Fasle and Multicycle paths are other tool. When I try to apply those constaint to synplify pro in .sdc file and do constraint check many of them flags error due to various reason.
(1) FAM explorer changed register bitwidth and name...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
