Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by vash77

  1. V

    [SOLVED] how to simulate physically synthesized verilog code in modelsim

    u can synrthesize your code using projrct navigator tool.ur simulated model u can use it .
  2. V

    multiplication of twiddle factor using cordic algorithm

    cordic twiddle factor wiki how multiplication of twiddle factor in fft is implemented . how to perform multiplication using cordic in verilog.
  3. V

    How to implement radix22 sdf fft using Verilog?

    how to implement radix22 sdf fft using verilog.
  4. V

    How unrolled cordic architecture is used for multiplication in FFT?

    can anybody expain me how unrolled cordic architecture is used for multiplication in fft. thank you.
See more

Part and Inventory Search

Back
Top