Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Vahe Yeghiazaryan

  1. V

    [SOLVED] STD CELL pin minimum area violation fix

    HI artmalik, thanks a lot for for reply. Do I understand correctly point "b", should have vias metal shapes with minimum area? Thanks
  2. V

    [SOLVED] STD CELL pin minimum area violation fix

    HI ALL, Does anybody know which commands/options to use to force SOC Encounter to fix standard cell's pin minimum area violations whicle routing, if initially it wasn't saticfied in cell itself. Thanks in advance. Vahe
  3. V

    Power planning in SOC Encounter

    HI All, I would like to know how to force SOCE to use exact types of vias for PG connections. Is it possible in SOCE? Is someone aware of it? Thanks in advance. Regards, Vahe
See more

Part and Inventory Search

Back
Top