Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by v.srinivas

  1. V

    How to calculate dimentions of inductor in layout?

    draw layout inductor Hi guys iam really intrested in RF Layouts , i want to know how to draw layout of inductor and dimention calculations????? and any special layer will use for extracting inductor in layout like simple formula for Resistor R= Ro(L/W)xNo of fing... if any sugations...
  2. V

    What is the role of SAB layer in a resistor layout?

    SAB layer what is role of SAB layer in resistor layout, if iam not drawn what happens
  3. V

    Where to connect dummy to avoid floating?

    Re: Dummy connection For pmos it should connect to VDD and for nmos it should connect to VSS
  4. V

    how can i take of "GP"

    In my layout i forget to chop "GP" for every 50um, i drawn 120um long "GP" now i con't able to change my layout because it's full dense, so How can i take care?
  5. V

    How to remove softcheck errors in LVS?

    how to remove softcheck errors in lvs
  6. V

    What is a latch-up and how to prevent it?

    Re: LATCH-UP it is the phenomina that it pumps noise through substrate into the devices, it can be avoided by putting no of contacts more on substrate so that it finds low resistace path

Part and Inventory Search

Back
Top