Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by uummcc

  1. U

    Suggest me a good book for SEMCAD

    Re: SEMCAD Hi! Need SEMC@D X V13.4 license! Thanks a lot
  2. U

    Guideline about PCB from University of Auckland

    slavek przepiorski A GUIDELINE ON PCB
  3. U

    how to measure the mismatch between I and Q in receiver

    application note regarding measuring I/Q using Network Hi!,Toonafishy, How are you doing! Do you have any application note regarding measuring I/Q using Network Analyzer? Thanks for your help uummcc
  4. U

    how to measure the mismatch between I and Q in receiver

    Could you recommend some models of digital oscilloscope Could you recommend some models of digital oscilloscope which can easily give the gain and phase imbalance readings. Thanks
  5. U

    modeling approach to the handset antenna and human body

    Surface integral equation modeling approach to the handset antenna and human body interaction article
  6. U

    Modeling antenna close to the human body article

    Modeling antenna close to the human body article
  7. U

    translational loop transmit architecture

    Could someone upload some paper regarding "translational loop transmit architecture"?
  8. U

    articles: AMW 1999 Jan.-Apr.

    articles: AMW 1999 Jan.-Apr.
  9. U

    articles : AMW 1999 Jul.-Sep.

    articles : AMW 1999 Jul.-Sep.
  10. U

    @ltera: One Hot State Machine vs binary/Gray Code State Mac

    one hot state machine @ltera: One Hot State Machine vs binary/Gray Code State Mac
  11. U

    @ltera:Asynchronous vs Synchronous Circuit Design

    @ltera:Asynchronous vs Synchronous Circuit Design
  12. U

    Altera :Multiple Clock System Design

    altera multi clock Altera :Multiple Clock System Design
  13. U

    article:A Whitepaper on SRAM FPGA security

    fpga security article:A Whitepaper on SRAM FPGA security
  14. U

    X/i/l/i/n/x ISE 4.2 tutorial

    ise 4.2 tutorial X/i/l/i/n/x ISE 4.2 tutorial
  15. U

    Designing on-chip PLL circuits seminar

    Designing on-chip PLL circuits seminar
See more

Part and Inventory Search

Back
Top