Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
it would be naive to not consider how the chances to chip failing due to metastability issues are so low that it would be worthwhile to look into other aspects of design and manufacturing. Nothing in a chip design is perfect. Even in DFT we learn that coverage of 100% is an NP complete problem...
Re: clk divider 3
the best way and glitch free way is mentioned here
ASIC Verification: Clock Dividers
For the lazy ones I have quoted the text below
The easiest way to create an odd divider with a 50% duty cycle is to generate two clocks at half the desired output frequency with a...
this was a question in last years final exam
check out the circuit in the first question. It was used in the Pentium 4 design.
My college professor was actually a design engineer at Intel for 5 years
This is one of my favorite links for a beginners guide to STA
STATIC TIMING ANALYSIS
also weste harris has some pretty cool slides on two phase clocks, pulsed clocks, edge triggered flops and setup/hold/time borrowing here
**broken link removed**
go to sequential circuit design
we basically reduce the probability of occurrence of metastability by using double flip flops back to back. If you look at the MTBF(inverse of probability. Well not exactly but will be good for answering your question)equation for a synchronizer, you can easily verify for yourself that the...
Hi,
I am trying to insert partial scan into my design of a processor (gate level net-list), but the tool says "Error: ATPG based scan identification is no longer supported"
However the other 4 types namely
full_scan
clock_sequential
sequential_transparent
wrapper_chains
seem to work fine...
hi guys
i have used this forum a lot for preparing for digital design interviews and learning many concepts in asic design.
i have secured an intern in a cpu design team in a leading semiconductor company. But I still do not know what exactly is expected from an intern and the nature of his...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.