Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i am giving a seminar on this topic.
someone please help me with this question.
what is the need for a power estimation at behavioral level when a power estimation can be so accurate at gate level or circuit level.
Since less data is available about the design, it is much more difficult to...
hi gopi..thanks for the information and thanks for the testbench.in
All i really need is a simulator to verify the programs in SYSTEM VERILOG.
Could you please help me out in this matter.
Thank You.
hi frends...small help..
i have done my masters in electrical engg...
my major is VLSI.
but i want to learn ASIC technoology..
can u suggest me some references or books...
thank YOU
Problem 1
Given the layout below, find its corresponding circuit. Simplify the circuit if possible and give the sizes of all transistors. Assume L=2λ, where λ=1µm.
"how can we fine the size of a transistor"
Problem 2
Assume that the edge variation due to etching of the top...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.