Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by upasana sahu

  1. U

    [Moved] Verilog-A problem regarding square wave generation.

    Hello, I am trying to write verilog-A code to model a circuit . I want to generate a square wave . Fot 0 to T(time) output should be low and for T to T1 time output should be high and it repeat . Here is the code, however it doesn't seem to work. Any help? module Neuron16Jan(IN1,IN2,R1,G1)...
  2. U

    VerilogA timer problem

    Hello, I am trying to write verilog-A code to model a circuit that acts as an analog timer. By default, the output is low .Then calculate time (t) and the output should be high for a constant time (t+delt) then it goes low again and repeat it Any help? module Neuron16Jan(IN1,IN2,R1,G1)...
See more

Part and Inventory Search

Back
Top