Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by tyuga454

  1. T

    Pattern load in Tetramax

    Hi, I have set Good simulation data in SETUP dialogue box in Tetramax to load the pattern. In my scenario the pattern number is 5. After click on OK in Setup dialogue box, In GSV I am seeing three values in every input as well as output. Can anyone tell me what those three values the tetramax...
  2. T

    Tetramax Pattern Limit

    Hi All, I am generating patterns for SAF with pattern limit 1000 but i am seeing patterns generated more than 1000(it is generated 1059 patterns). Can you explain why it is generated more than 1000 patterns even after giving 1000 limit. Regards, tyuga454
  3. T

    Simulation Debugging(0/1 mismatch)

    Hi Maulin, we are doing timing simulation for SAF and the logic pattern is failing. Setup looks like okay.
  4. T

    Simulation Debugging(0/1 mismatch)

    Yes..I am talking about DFT simulation in which we do the simulation debugging. scenario is like expected to be 0 was 1.
  5. T

    VCS Simulation debugging

    simv -gui is occupying more memory usage. Is any other option to open VCS in gui mode? Regards, Tyuga454
  6. T

    VCS Simulation debugging

    Hi, I am new to simulation debugging. I have a simulation log file which is having some failures. I want to open VCS in gui and want to dump the some signals of the design. What are the commands to open VCS in gui. Thanks, tyuga454
  7. T

    How to debug ATPG fault simulation mismatch?

    Hi Xiaojigao, If you got the answer for this question, Please let me know the root cause for changing the Q before rising of the clock. Waiting for your reply.....:)
  8. T

    Simulation Debugging(0/1 mismatch)

    Hi, How are you going to debug the 0/1 mismatch in pattern simulation. Can you briefly explain with steps to debug the issue. Thanks, Tyuga454
  9. T

    Chain Patterns and Logical Patterns

    okay fine but what are the causes of failing the chain patterns and how you are going to fix to pass the chain patterns.
  10. T

    Chain Patterns and Logical Patterns

    Hi Maulin, But my question is what ever we generated the patterns through ATPG, are they logical or chain patterns???
  11. T

    How to Increase DFT coverage?

    Thanks Maulin for your reply.
  12. T

    Chain Patterns and Logical Patterns

    Hi, Can anybody explain the difference between chain patterns and Logical Patterns. My doubt is that what ever the patterns, we generated from ATPG are all Chain patterns(because the patterns are generated through scan chains),then where the logical patterns comes into the picture? Thanks, yuga
  13. T

    chain blocking at isolation cells

    Hi, I think you can define that isolation cell by using the "set_isolation_control" command
  14. T

    How to Increase DFT coverage?

    Thanks for the reply Maulin, You mean to say that by increasing the sequential engine, The ATPG_Untestble faults will be reduced. Other than this, Is any other solution to reduce the ATPG_Untestable faults.
  15. T

    How to Increase DFT coverage?

    Hi Vivek, how fast sequential and full sequential ATPG will helpful to reduce the ATPG_Untestable faults? can you please explain? Regards, Yuga
See more

Part and Inventory Search

Back
Top