Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
additional modes in waveport propagation
I'm trying to simulate a waveguide filter that has quite a large BW. I know from the simulating frequency that the second TE mode can propagate. However, when I add a second mode to the waveports I still get the following warning:
[info] Discrete...
Is there a way to choose where the hfss results directory is located? I currently save my project file to an offsite backed-up network drive but would like the results to be located on the local drive to speed up the analysis - Is this possible (sorry if it's obvious)
Thanks for the reply - I've been going backwards and forwards as to whether or not to flood the top and bottom layers with copper. I've read in places that it's fine to have it floating and in others not. I don't want to connect it to GND as I already have an internal GND plane and CHASSIS...
Hi,
I'm doing a final copper pour (no net connection) to the top and bottom of a 6-layer board in Altium. The copper pour tends to leave small feature (gaps) as seen below no matter how much I tune the pour algorithm. These gaps then get flagged in freeDFM for advanced circuits - Some...
I suspect this is really obvious but I can not find how to delete copper pours in Altium - I now have about 6 in the poloygon manager but no way to delete them - It's driving me mad!
Ross
---------- Post added at 17:06 ---------- Previous post was at 16:51 ----------
I'm dumb - You need to...
This would work fine even if it is a power plane rather than a copper pour? I'll give it a go and see what happens
---------- Post added at 17:48 ---------- Previous post was at 17:31 ----------
No it is not possible to do a copper pour on a power layer (which makes sense). In fact I've got so...
Hi
I using a split power plane in altium - everything was fine until I decided to make the board larger. Now I have a gap in the power plane where the old board outline used to be and the old power plane. How do I get it to make the old power plane continuous again. Using rebuild split...
Is there any way when creating a schematic for a chip in Altium to tell it that certain pins on the soic package are NC? I can hide them put I don't know how to assign then to N/C
Cheers
Ross
I'm trying to change the properties of a part on capture CIS - I just want to get the original dialog box up that you get when you click "new part" but I can not find it anywhere.
Any help much appreciated - it's driving me insane...
Hi Everyone,
I'm trying in PCB editor to create a padstack that has full contact to a ground plane. No matter what I try I always get a thermal relief (four spokes) when ideally what I would like is a full contact connection and the hole plated (It is in fact a mounting hole that connects to a...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
