Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by twb8t5

  1. T

    Avoiding cascaded structure for multiple inputs

    I would like to OR more than two signals. I read that writing: out <= in1 OR in2 OR in3 OR in4 OR in5; or FOR i IN range LOOP out := out OR in(i); END LOOP; might create a cascaded structure like: (.|.)|.)|.) instead of (.|.)|(.|.) or better (.|.|.|.) How do I avoid this or can it not happen...
  2. T

    MOSFETs do conduct in reverse with proper bias !

    Plz describe what voltages you applied to what terminals (D,B,G,S) with the lowest voltage being 0V. By reverse you mean that U_Drain < U_Source for an n-type FET ? I guess for an n-Type the Gate usually has to be as positive as the most positive D, S Terminal, a more negative Bulk (perhaps...
  3. T

    Solutions for leading one detector

    Re: leading one detector The named Altera source contains an example "onehot_to_bin". It works by using the period of the n-th bit in a counter to generate the OR pattern for the n-th result bit. This is done using two loops in a nested fashion. (See FvM's post #13) I just don't know how I can...
  4. T

    looking for overview of basic digital circuits

    I have found something: "Advanced Synthesis Cookbook" by Altera Corp. MNL-01017-6.0 July 2011 127 pages cookbook.zip with examples I even used the search term "cookbook" but the other terms must have been insufficient.
  5. T

    looking for overview of basic digital circuits

    I am looking for resources (ebooks are not allowed) about basic digital circuits. I do not know what to look for precisely. (or else I would not ask here but use go*gle) There must be something like the top two dozen digital circuits that one can use to make up all the complex stuff. I am not...
  6. T

    Solutions for leading one detector

    Re: leading one detector What FvM means is that you could use basic gates instead of processes. I had the same idea as FvM (#11 11-02-11) and wrote this code (that has not been checked in any way) for a single byte: ENTITY leadingone IS PORT(ein : IN bit_vector(7 downto 0); aus : OUT...

Part and Inventory Search

Back
Top