Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tuki

  1. T

    what is the difference between postive and negative voltage

    Dear Asia : the positive and negative voltage is reference by ground . There are not positive or negative method is good or bad . But we use to postive voltage for IC .
  2. T

    A basic question about VCO

    When starting oscillator , it's signal is small . Therefore the PMOS operate at sturation . Then , the signal is more and more large . It will reach the everystage max gain . when reaching max gain , it maybe operate at saturation or triode range.
  3. T

    what determine the gain of VCO?

    You can see " Design of Analog CMOS Integrated Circuits" Behzad Razavi , Chpter 14. Oscillator . In this chapter , it explain the gain and oscillator frequency of three stage need .
  4. T

    Why three stages of VCO show small swing and high frequency?

    VCO amplitude To neoflash: You use this type of VCO which has some drawbacks. It's swing will follow the controlled voltage to change . After all , it's gain will decease under unit then it is limited frequency .
  5. T

    How to design a CMOS pll?

    Hello: You can sutdy the Tutirial. Design of Monolithic Phase-Locked Loops and Clock Recovery Circuits - A Tutorial. Behzard Razavi .
  6. T

    Help,need the book of PLL design

    gardner pll Hello : You can study this Book . Phase-Locked Loops Design,Simulation,& Applications Fifth Edition. Roloand E. Best Book Description Phase Locked Loops (PLLs) are electronic circuits used for frequency control. Anything using radio waves, from simple...
  7. T

    Loop bandwidth of PLL

    pll loop bandwidth calculation To neoflash and everybody: I really not understand what your mean ? Can you explain to more detail. Or have any document discuss this topic ? Added after 54 minutes: To neoflash and everybody: I have two document : 1. Deisgn of A PLL with Fast...
  8. T

    Why PLL is stable with positive gain margin?

    PLL stability Why you say positive gain margin? If the system is stable or unstable , you must see open loop gain phase margin !!! Can you say more detail ? Added after 2 minutes: sorry !!! I can see the paper **broken link removed**
  9. T

    Loop bandwidth of PLL

    pll laplace TO neoflash and all guy: Thank you for your help.But in the first point , I have seen another paper say that loop bandwidth < 1/20 Reference frequency . The result is difference. This may confuse me. Anybody have any opinion. Thank you
  10. T

    Loop bandwidth of PLL

    what is loop bandwidth in a pll ? Thank you . But I have a question. loop badwidth has these relation. Then what is the function about nature-frequency from close-loop H(s). We kown damping factor have the characteristic of overshunt and undershunt...
  11. T

    Loop bandwidth of PLL

    pll natural frequency bandwith Hi : Nature frequency and loop bandwidth is difference,right ?. I always have some question. That is when we calculate H(s) we can get nature-frequency and damping factor. but loop bandwidth is how get ? and if the fact is right about which nature...

Part and Inventory Search

Back
Top