Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Overall, this is an op-amp structure used in the LDO circuit. I already know it's built with folded cascode and the back end (I guess it's a buffer to improve phase margin and PSRR ???). I don't know if my analysis is correct or not.
Can you help me analyze the circuit or share the document...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
