Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For some debugging purpose, I need to comment out SPECIALNET sections or part of SPECIALNET sections.
The tool is Cadence. However, I notice there are tens of thousands of lines in my DEF for one special net. What is the best way to comment out a range of lines in DEF file?
To my understanding preroute extraction is to simply calculate r_per_um and c_per_um on each grid of the floorplan, before routing.
Congestion calculation happens after routing, to reflect congestion_H and congestion_V.
Is my understanding correct? Does congestion calculation requite any...
I am confused about the definition of macro, together with some other concepts (i.e inst and hinst)
To my understanding, macro corresponds to std cells with dimension and coordinate information.
But Cadence seems to merge "macro", "inst" and "hinst" together.
It seems to me, an "inst" and...
Thank you so much for your response. However, I still have some trouble with visualizing it in my mind, because I don't understand how it works when both "inner_ring_by side" and "outer_ring_by _side" are specified, like this:
create_place_blockage -hinst something -inner_ring_by_side {10 10...
I came across a Cadence command "create_place_blockage" for Innovus tools, which is like this:
create_place_blockage -hinst DT_INST/RESS_CONV_INST -inner_ring_by_side {10 10 10 10} -outer_ring_by_side {5 5 5 5}
But I did not find the documentation of this command, so I am trying to understand...
Thank you so much for your instruction.
I am not very familiar with concepts like ports and internal pins, but a driver can usually have one drive and one or more loads, right?
In order to tell which node is drive and which are loads, were you looking at the CONN section only?
Here is another...
Thank you for your response. I read the wiki page, but still wondering how to apply the synatx to my examples.
That the first net as example:
*CONN
*P *1803 O
*I *4393:Y O *L 0.0000 *D TGAMUX2XC
#### I guess node *1803 is a port output.
#### I guess node...
I need to identify driver and loads of a particular net. But I have some trouble understanding the syntax of SPEF file.
The following is an example with 2 nets:
*CONN
*P *1803 O
*I *4393:Y O *L 0.0000 *D TGAMUX2XC
*CAP
1 *3608:2 0.000184248
2 *3608:3 0.0002920536
3 *3608:4 0.0002920536
4...
I only know that, in LEF files, there are definitions of ROUTING layers and CUT layers.
Now we need to identify if a particular layer is "TRIM" or not, based on the info in LEF file. In other words, I am trying to write a parser for LEF files, and there should be a "is_layer_trim" attribute for...
I am new to this field and I don't have a good understanding of the flow.
Could anybody help me to understand LEF, DEF, QRC Techfile and Capacitance table files?
My current understanding is that:
(1) LEF has "cell level" information, while DEF has "floorplan level" information. In this sense...
My boss wants to prevent routing tools from modifying some particular nets. So he asked to "mark those nets to something like i.e. +FIXED, so it won't be changed by the router. "
Could anyone tell me if it works? If so, what exactly should I do to the DEF file? An example will be really...
I was asked about the tracks and how to generate them. So I did a quick search online.
Now my basic understanding is that, tracks are not any physical wires or cells. They are paths in which the routing tool can put wires.
I am not sure exactly when tracks are generated. My guess is:
(1)...
Thank you very much.
Do you mean this problem might be caused by my operations for hardware part with XPS?
I remember I added RS232_UART_1 to the AXI bus. How can I specify the type of IP to be used?
- - - Updated - - -
This is what I saw from Xilinx Platform Studio:
- - - Updated - - -...
I followed the instructions in http://xilinx.wikidot.com/mb-uboot to compile U-boot
linux-host> export BUILD_DIR=$PWD/build
linux-host> make microblaze-generic_config
linux-host> make
And I got the following information on the terminal：
CHK include/config.h
UPD...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
