Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In some SDC files I have seen the constraint
set_false_path -hold
I am unable to figure out why would somebody set "set_false_path -hold"
Under what condition or logic design would you want to allow setup check on a path but ignore hold check?
Even I want to ask the same question.
Why is it that in most cases we see setup clock uncertainty being set more than hold uncertainty. Shouldn't both the values be same?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
