Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My implemetation has 1.2million gates so i wanna optimize it. How?
First you should know more abot the rules of this forum. Read and follow them. Post in the appropriate forums, or you'll be warned. Topic moved.
/pisoiu
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
