Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I checked what ARM was offering to help startup companies. Some money, marketing, free IP. I do not see free use of the industry standard tools. Synopsys or Cadence or Mentor tools. Sorry no luck with ARM.
You might be able to contact Synopsys and they should be able to give you help to...
I read that the ARM company would allow people to use their tools for free. I don't know how this would be done and I have not tried to use ARM licensed tools. I also want to use ARM's tool set. If anyone knows how this is done, I would like to know as well.
Also, 8ps is a small time. You must take care about the clock jitter and the power supply noise. The Flip Flop timing is very sensitive to voltage.
This difficult timing requirement is not common. There could be another method to implement what you need that is easier. How are these 2...
One more on my wish list,
I designed standard cells and like a very large library. Large complex gates can be used in some parts of your design to save power and speed up your logic. The problem with a large library is the creation and maintenance is hard.
An Example cell : 2 stage cell...
The synthesis is breaking the timing loop, which will not create problems. But, you should not let the synthesis tool touch your ring oscillator. The tool will remove your delay gates and maybe more.
You can force these 2 Flip Flops to be placed next to each other and you can pre-route the clock to be sure that the both Flip Flops use the same last clock buffer of the clock tree. You will need to do some custom layout tricks.
You will also need to match the load of these 2 Flip Flops, again...
Another idea, I have a lot of them.
Create a logic simulator that can run backward and forward in time. Silicon debug is sometimes very difficult and a simulator that can take the output values captured with a logic analyzer and can simulate backward to find the internal logic states...
I have always wanted a good synthesis tool that can create a latch based design from code that was written to use Flip Flops. There are some performance benefits of a latched based design, but not enough tools to support this type of design.
Example of a latch based design that is used to...
The register files have large memory cells compared with the small 6T memory cells. The register files do not use a sense amplifier which is large fixed silicon area overhead.
When you only need a small amount of memory the register file will be smaller and faster than the SRAM memory. When...
The clock standard cells will have balanced rise times and fall times, but this is not the only benefit of these cells. The clock buffers I have seen use more silicon area and have the transistors spaced farther apart to help to minimize hot spots. The clock signals will toggle more often than...
Hi,
Timing loops are created when your code is written.
Example code with a loop.
assign y0 = n0 & s0;
assign n0 = y0 & r1;
The error is created when the logic cone for y0 contains the signal (n0).
And the logic cone for n0 contains the signal (y0).
When you write your...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
