Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tpeng

  1. tpeng

    what's the popular LDO spec?

    Sorry. in my opinion, the polular LDO SPEC is Vin 2~5.5, dropout 300mV, Iout 500mA, PSRR 50dB @10KHz , load regulation 0.3%, line regulation 0.1%/V
  2. tpeng

    I am designing a bandgap with ppm<10 and vref=2.5

    Hi, palmeiras, transfer gate is used as switch. Yes, its on-resistor less than LSB trim resistor. By the way, another deisgn is that trim is simply by metal fuse with BOA pad, but less trim bit.
  3. tpeng

    I am designing a bandgap with ppm<10 and vref=2.5

    Palmaeiras, my BGR topology is follow. it is only trim R2. BG output of last circuit after trim like the follow: if in corner simulation, the TC will show worse. So I feel difficult to trim for TC when process variation.
  4. tpeng

    I am designing a bandgap with ppm<10 and vref=2.5

    Palmaeiras, your reply is useful for me. Thank you. I think that add more bits for tranditional linear PTAT trimming for better TC will be my next action item.
  5. tpeng

    I am designing a bandgap with ppm<10 and vref=2.5

    palmeiras, thank your reply. my question is from my old projects last year. after trimming, the accurency of every part is in SPEC, but the TC is different each other. I know your mean that by adding more trim circuit , it is possible to get every part has accurency (eg. 1%) and 10ppm/C.
  6. tpeng

    I am designing a bandgap with ppm<10 and vref=2.5

    I have question. how to get 10ppm TC after trimmed for vref accuracy due to process variation ?
  7. tpeng

    what's the popular LDO spec?

    I think that dropout, vin range ,PSRR, line/load transient/regulation.
  8. tpeng

    Brain Signal Amplification and Digitization

    Yes. i wan to know something hardware or software like Neural Collector of MS Vista
  9. tpeng

    Salary for Analog mixed IC design engineer

    nobody know it
  10. tpeng

    MS/MBA - Port Management / Distance Edu

    interpersonal network is only result of MBA study.
  11. tpeng

    What is the best Antivirus software on the market?

    Re: Best Antivirus Mcafee is using for me
  12. tpeng

    [SOLVED] about cmos bandgap accuracy

    it is hard for accurency always 1mV with temp from -55 to 155 degree by trim method.
  13. tpeng

    Help! Can APS be used in AMS Designer&#65311;

    IC 5.10.41 has aps option in simulator menu
  14. tpeng

    The linearity requirement governs the choice of open-loop gain

    Linearity I think that the linearity error can hardly be corrected as well as gain error by feedback method.
  15. tpeng

    how to analyze this bandgap reference transient behavior

    Thanks the up two buddy. there is Pmos current mirror and Cbc of NPN between input and output. I also think this is a kind of reason about it.

Part and Inventory Search

Back
Top