Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i can remember only this
compile your netlist+altera library+delay file
you can find altera library under quartus directory(?)
delay file generated by quartus.
for your reference.
xilinx reuse filed guide
may be you can find it on www.xilinx.com. it describes a set of guidelines to facilitate design reuse on System on a programmable -chip.
i wanna extract some reusable modules from my ASIC project. i hope they can meet the needs of IP. but i have no experience on IP design and donot know the requirement. i wish you can share your experience and refrences to me :)
it is good for me
:o
Do you want to thank someone who uploaded 10 months ago a publicly available
file which is NOT available on elektroda anymore ?? Really strange :wink:
1 WARNING SENT ! (-5 posts and points decrease )
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
