Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am a student and very new to HDL, i have an assignment - writing verilog code for the ST7066U LCD on my board.
I am trying to write a basic FSM which will interface the ST7066U chip.
I have a working example which uses only one always block ( always (posedge clk) ) but from what i've...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
