Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
folded cascode
I want to design a comparator with hysteresis using a folded cascode type. As I have to design different types of comparators with different hysteresis I need to know where to connect the possitive feedback to..
Or would you suggest using a different type of comparaor?
The...
Well, thanks for the reply so far.
I will give a more precise description:
I have to design an "under voltage" and an "over voltage" block for a reset block.
The reset block to detect the under voltage or over voltage must have a precision of 1.5%.
I will operate with a 5 V supply. The signal...
Hi all,
what kind of architectures could you suggest implementing a high precission comparator using a BiCMOS process.
It is a non latched comparator.. where I must have a precission of 1.5% ... and I want to avoid the auto-zero-technique (question of design time) for the offset compensation...
Hello,
I have to design a bandgap reference with a very high supply range: 2V - 40V using BiCMOS HV technology.
I hope I can get topology suggestions.
My idea was to build 2 cascaded bandgaps before building the "real" bandgap which can be designed within a 4% error tolerance.
Best regards...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
