Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by tobben24

  1. T

    Any gaming conventions out there?

    Any good naming conventions out there? Anyone has a good naming convention for signals and submodules of a larger circuit design?
  2. T

    [MOVED]Can you use a (w/l) less than 1?

    Hi :-) Are there any reasons not to use a (W/L) ratio of a transistor less than 1? How about (W/L) = 1?
  3. T

    Output swing when in unity gain feedback

    Hi, I have just read that when using unity gain feedback, the output swing is determined by the input common-mode range. Can I then stack more transistors on the output stage compared if I didn't use unity gain feedback?
  4. T

    Why do we want constant gm?

    When you use rail-to-rail input stage, pmos differential in parallell with nmos differential (w/ active load), why do we want a constant gm?
  5. T

    Opamp testing/verification

    Hi, After designing an amplifier in spice, which type of analysis/tests should you run? I know that it is normal to start out with an classical AC analysis. Then one might do an TRAN analysis where a sawtooth/step is inserted to your input. But then what?:)
  6. T

    Why we use a large cap and a large inductor when doing AC analysis of opamp?

    Okei. Thanx! :)
  7. T

    Why we use a large cap and a large inductor when doing AC analysis of opamp?

    Why do we insert a large cap on the input and a large inductor in the feedback when performing an AC analysis on an opamp? **broken link removed**
  8. T

    Two stage op amp: input swing

    I found out the issue: I plotted the output and not output/input. Thanks for your help checkmate! Much appreciated :)
  9. T

    Two stage op amp: input swing

    I am so sorry. The schematic I gave was wrong, here is the correct one: **broken link removed**. My testbench is as you describe at your last section. And as I said, by input swing, I mean changing the size of Vswing.
  10. T

    Two stage op amp: input swing

    **broken link removed**. By input swing, I mean that i change the size of Vswing, which can be seen in the testbench.
  11. T

    Two stage op amp: input swing

    Hi, I am designing an two stage op amp, and are currently running an ac analysis. How should the input swing affect the output in the analysis? The reason I ask is that my circuit gain drops 15 db if I lower my input swing with about 20 %. I thought that if the input swing drops, the op amp...
  12. T

    How many transistors can I stack on top of each other in single stage cascode?

    Re: Single stage cascode thanx keremcant ;)
  13. T

    How many transistors can I stack on top of each other in single stage cascode?

    Re: Single stage cascode Thanks for the answers:) But how can you calculate this Vov?
  14. T

    How many transistors can I stack on top of each other in single stage cascode?

    Hi, How can i find out how many transistors I can stack on top of each other with a given Vdd before loosing to much output swing? I have a specification which states that my Vdd = 2V and an output swing of 90% of Vdd. I am using 0.35u.
  15. T

    voltage follower: pmos input

    hi, i have just made an voltage follower with an nmos input, and it works as expected. i now want to design a voltage follower with an pmos input. do i have to put an inverter on the input to make it work since the pmos works in the opposite way compared with an nmos? my input is 2-3 V.
See more

Part and Inventory Search

Back
Top