Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tieuquaybk

  1. T

    differential antenna design

    I have a MCU with different output (100 Om) to antenna, so i want to design different antenna (with different feed) using PCB track to eliminate using lumped RF components (which are hard to find for me). My question are: 1. how do we calculate the dipole width. 2. dipole's fed using ordinary...
  2. T

    ADS layout editing- need some type of cutting tool in ADS

    ADS layout editing if you want to edit rectangle to rectangle/square, you can do that by selecting your figure, keep left mouse on the corner and drag till required size. You can also crop you figure by clicking right mouse ->modify->crop. Other options're available there, too.
  3. T

    differential antenna design

    I need to design a differential antenna. Any one know how design PCB differential antenna, formulas and relevant papers? Thanks
  4. T

    Layout question about W/L of transistors

    Re: layout question yeah memed09! two parallel 10/2 trans <=> 20/2 or 10/1 transistor. @yankuangtu: :D that is start-up circuit in Baker's 2nd edition.
  5. T

    Layout question about W/L of transistors

    If in our schematics most of our transistors has size of w/l (for example 10/2) then for good matching we use two transistors with w/l = 10/2 in parallel instead of 1 trans 10/1. How should we do if in we have a transistor with w/l = 10/100 for good matching? maybe use 50 10/2 transistors is not...
  6. T

    Can Spice calculate poles and zeros ?

    pspice pole zero plot Does anyone know whether spice's able to calcalte poles and zeros or not?
  7. T

    Full understand the role of n+, p-sub, n-, nwell, pwell

    Hi, you should read cmos technology process (only a brief overview is needed) and it helps much
  8. T

    Dose Analog IC Design & Layout have a good future?

    it's hard to find a job, but when you get it, it's a really good one :)
  9. T

    who have LEDIT technology file ??

    you can get those rules at MOSIS. Open older rules (0.35u for example) and edit its value, so that it compatible with new rules.
  10. T

    Virtual machine programs for using Linux on Windows

    virtual machine sure! you can use VMware for installing any windows and unix/linux OS. But i think it's for beginning. When you get acquainted with it, you should install dual boot
  11. T

    installing linux on windows OS

    VMware is a good choice
  12. T

    problem with Orcard Capture CIS and PSPICE

    check your sources and ground.
  13. T

    all cadence tool windows quit abruptly

    quit cadence simulation command check your sources and ground
  14. T

    Want to run Linux in Window OS

    VMware is a good choice. But you'd better install dual boot.

Part and Inventory Search

Back
Top