Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The process is M9_6X2Z, which means it has 9 metals, the first six are of the type X and the next two are of the type Z. Most likely you are designing with the wrong stack. The most popular stack for TSMC 65 is 6X1Z1U, just so you know, as it is used in MPWs quite often.
In any case, you gotta...
Most likely you are missing some LVS configuration. Try to make a design that contains only a single instance of the SRAM and make that one pass LVS. Then move to a larger design. SRAM's can be tricky for LVS because it struggles with bit arrays and their relative order. Say, it tries to match...
scripting is usually the way to go. declare a variable x and a variable x_offset. drop the stripes one by one, add x_offset to x, rinse and repeat. add some corner cases in the form of
if (x near macro) then skip
if (x near macro) then apply offset times 2
In general, yes, you can trust the tools are giving you correct results given the conditions you set. Accuracy, however, at this level, is low. Numbers coming from physical synthesis are much more reliable than those from logic synthesis.
conceptually, you expect that more logic will consume more power. but more lines of code do not necessarily mean more logic. it might just be different logic, that maybe is optimized differently because of the changes you did.
The bond cell can be placed in different ways. You can do it with relative floorplanning with respect to the IO cell underneath it. You can also use a special command for this, I forget the name but it is something like placeBond or place_bond and it will try to do it for you. In the end, the...
you have to calculate how much power it draws and how to size the *entire* power grid accordingly. there is no notion of IO cell ratio to block size, generally. the power grid is likely shared between many blocks unless you have individual power islands.
there is a wire, it is huge. it runs through the entire pad ring and is fully connected, truly forming a ring around your design. you can inspect the layout of the cells, you will see the pattern. there are rings for VDD VSS VDDPST and VSSPST in some cases.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
