Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi, i'm trying to implement dma using windriver's low level api "wd_dmalock()", i use the exact same code in the reference, but it fails to allocate kernel buffer for dma. can anybody tell me what the problem could be?
hi, i'm trying to implement dma using windriver's low level api "wd_dmalock()", i use the exact same code in the reference, but it fails to allocate kernel buffer for dma. can anybody tell me what the problem could be?
hi, i have implemented a design on an spartan ii fpga, and it includes a block ram which is read on every clock cycle by an incrementing address, but i found out it just fails on certain addresses and reads a data from an adjacent address, i don't think it's a clock related problem and post p&r...
fpga pci board problem
hi, i have developed an fpga pci board and it's not working properly, when i write certain data into it, i get a 0xfffffffh on readback. what does the 0xfffffffh mean? i know it's what you get when you read a free port but could it also mean that one or more of the data...
hi, i have developed a spartan ii pci board. fpga is configured via eprom, since i havent got any results, as the first step to find the problem (which could be the pci firmware or the driver i wrote, signal integrity,etc!), i decided to read the fpga status register after configuration and...
hi, i have a problem using userport, when i open userport.exe and click update, my computer crashes, what is the problem? btw, i run this under windows xp.
hi, i have developed a spartan ii board, and i have a problem configuring it. when impact tries to detect the devices on the jtag chain, which contains a prom and the fpga, the fpga is missing, and ofcourse all programming commands to the prom fail (idcode problem), what could cause this problem?
my constraint are just the basic period and offset constraints, and the warnings are
X_FF PULSE WIDTH High VIOLATION ON RST;
X_FF HOLD X VIOLATION ON I WITH RESPECT TO CLK;
X_RAMB16_S9_S9 HOLD High VIOLATION ON DIA(7) WITH RESPECT TO CLKA;
X_RAMB16_S9_S9 SETUP High VIOLATION ON DIA(6) WITH...
par simulation fails
Hello everyone, I'm using ise 9.2i for my design, and PAR runs successfully and meets all my constraints with no timing errors, but when i run the simulation, it reports multiple warnings of all kinds (hold/setup violation...), what could be the problem?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
