Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello all. I am currently trying to make a nor gate layout. I extracted the mos's from the schematic and made the connections. It passed DRC but failed LVS with only one mismatch. Any help will be much appreciated. I have attached the layout and the output file, I can attach the schematic too if...
Ok, I figured it out. I redid the inverter but this time for some reason the DRS check kept giving me errors which I fixed one by one. I was then able to use my inverter in my other layouts (such as my xor layout that I mentioned in my previous post) with no DRS errors : ) I wonder if it was...
Hello all. I finished my layout for an inverter a couple of hours ago and ran DRC and LVS with no errors (they were successful).
I then needed to make a layout for an xor gate which used two inverters. After I used the "pick from schematic" option, I instantly ran a DRC check, which then gave...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
