Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by thanki_dipesh

  1. T

    good book for verilog synthesis

    try this one Fabio Somenzi "Logic Synthesis and Verification Algorithms" any way how are you?
  2. T

    power plot waveform in pspice

    how can i plot a waveform in PSPICE for parameter like switching power dissipation? If I have equation Psw = f * C * V2 thanks in advance
  3. T

    gradual increase in size of inverter

    give some more detail
  4. T

    gradual increase in size of inverter

    Why do we gradually increase the size of inverters in buffer design when trying to drive a high capacitive load? thanks in advance
  5. T

    Cadence simulation plotting options

    after getting the plot you have variable written there below your graph. now click on that variable you get a list of circuit parameter . choosing any one of them, you will get y axis parameter same for x axis parameter
  6. T

    i need a pspice(cadence) code of 6 T SRAM cell

    can anybody give me a pspice code of 6 transistor SRAM cell? i need it urgently... please help thanks in advance...
  7. T

    [SOLVED] i want pspice (cadence) code for 6 t sram cell

    can anybody give me a pspice code of 6 transistor SRAM cell? i need it urgently... please help thanks in advance... dip
See more

Part and Inventory Search

Back
Top