Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I got this error message when I try to simulate a mixed VHDL and SystemC design under Modelsim. The compilation step for the both systemc and vhdl parts are accomplished without error.
Can anybode suggest what might be the possible resaon for this ..?
Thanx in advance...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
