Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tesla101

  1. T

    Stratix FPGA and Cypress USB SL811HS host

    Hi everybody, I've learnt that the development board of the Altera Stratix which is sold by MJL contains the USB host SL811 chip from Cypress. Since I am working with another FPGA, Xilinx Spartan III from XESS, I was wondering if anyone has the first mentioned board and would be so kind to...
  2. T

    Need sample VC++ program for interfacing serial port

    Re: serial port oh, yeah. I didn't notice the v in vc++, sorry. I am more used to linux since it goes better. BR, tesla101
  3. T

    Need sample VC++ program for interfacing serial port

    Re: serial port Just look for "miniterm" on the web. It is a simple terminal client for linux. Since it is opensource, you can learn and modify as you will. Documentation : **broken link removed** Link for a complete collection with examples...
  4. T

    Multi-dimensional array in VHDL

    vhdl 2 dimensional array since your multidimensional array typically represents a RAM memory there are two possible usages . as we suppose that you declared your type and signal identically as other users suggested you : type memory is array (INTEGER range <>) of std_logic_vector(7 downto...
  5. T

    Help me drive a Cypress USB host SL811HS with a FPGA

    Re: FPGA and USB host Good morning to all USB developers, Farhada and Ace-X ! At last I got rid of these glitches by two reasons : first, I realized the changes in my VHDL code as you gave me pieces of advice and at the end I changed a bit the combinatorial process so that the outputs are...
  6. T

    Help me drive a Cypress USB host SL811HS with a FPGA

    Re: FPGA and USB host Hi Farhada and all USB developers, Many thanks for your interest and quick answer. Now I have some more clear ideas. In order to build my development platform, I wanted to realize the example which is in the datasheet of the Cypress - i.e. the write and read RAM cycle...
  7. T

    Help me drive a Cypress USB host SL811HS with a FPGA

    FPGA and USB host Hi, I have to drive a Cypress USB host SL811HS with a FPGA. My FPGA is a XESS development kit with a Xilinx Spartan3, 1M gates. As you may know, the Cypress requires an 8 bit data bus and 6 pins for controlling. I have decided to syntethize all this controlling stuff with...

Part and Inventory Search

Back
Top