Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I want to write some Verilog/VHDL code for image processing. Can any image file (e.g. JPEG) be the input of Verilog(/VHDL) source code, and after processing the image, the output image be stored as image file (In hardDisk)? The board i used will be SPARTAN II xc2s50.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
