Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tcn

  1. T

    HP 3708A NITS operating manual

    3708a manual Hi, We are using an old Noise & Interference Test Set from HP; the HP3708A. We have the maintenance manual but we cannot find the operating manual. What we are mostly interested in are the GPIB commands this unit can accept and how we could control it from a remote location...
  2. T

    [Matlab] dec2hex and sprintf problem?

    matlab sprintf dec2hex For some reason, Matlab loves to work in columns. dec2hex will output each converted data on it's own line. The sprintf commands is no exception and thus will take the given data by columns. If we take the output of dec2hex([11 6]) for example, Matlab gives us: ans =...
  3. T

    Which Linux is best than others and why?

    I am doing FPGA designs with Synplify & Xilinx tools. I converted the compilation machines at work to Linux. This proved to be a very good move. But unlike most of the poeple, I converted them to be remotely usable text only. We are designing huge systems and as FPGA tools today demands a...
  4. T

    Can I use VHDL codes for ASIC designs implementation?

    Re: VHDL for ASIC? A great suite of free tools is available here: hxxp://www-asim.lip6.fr/recherche/alliance/. tcn
  5. T

    What's your favorite EDA/Linux version ?

    Re: EDA magic number Hmmm, mine is definitely Slackware 9.0 (soon 9.1) Unsupported but just as good as any other. tcn
  6. T

    how to encrypt IP core used for FPGA?

    Xilinx has encryption enabled devices (Virtex devices). I would suggest going this way. The firmware is encrypted at compile time. tcn
  7. T

    Help needed for timing problem with Xilinx ISE

    xilinx+offset+timing+examples My guess is that this design needs a better placement or that you should pipeline more to limit the length of paths between registers. Open the timing analyzer and check your problems there. Find out the problem paths and check them in the FPGA editor. I am sure...
  8. T

    Redhat Linux 8.0 VS FreeBSD 4.7

    If you are looking for an EE developpement system, I don't think FreeBSD will do the job. There are some functions in the Linux emulator that are still unimplemented. I've had some problems with some softwares like Synplify/Amplify and Matlab. FreeBSD has been my choice for my two servers...
  9. T

    synp*ify 71 linux *icense

    The daemon IS available now but not required with 7.1.1. Try it out! Use a node locked license and works fine. tcn
  10. T

    synp*ify 71 linux *icense

    Use XXXXXXXXX. Works fine for both zwindowez and Linux. tcn
  11. T

    IC Design Flow for Linux

    This is getting interesting. I am seeking to ditch windows but the main problem is that I can't find any good hardware tools. So far, I only have Modelsim and Synplify working (altough, Synplify requires a floating license that I hope will be removed soon) You guys specifically on Linux...
  12. T

    Mode*lSim 5.*5f for linux

    I have a generic license working on 3 of my computers. As I don't have FM access, I cannot share it openly. Send PM if you need it. tcn (please, don't answer in this section not even to say thanks. I'll imagine the thanks.)

Part and Inventory Search

Back
Top