Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by tanyadey

  1. T

    on chip clock generator

    hi, Can anyone tell the difference between on chip clock generator and PLL. Regards, tanya dey
  2. T

    calculation and plot of phase noise for phase frequency detector in cadence

    thanks for the reply. I will try your suggestion. ok from now onwards I will try writing in a formal manner.
  3. T

    calculation and plot of phase noise for phase frequency detector in cadence

    thank u for the reply I got the answer:smile: do u know how to plot phase sentivity and phase difference in cadence?
  4. T

    calculation and plot of phase noise for phase frequency detector in cadence

    Hi all, I am trying to find how to find phase noise for phase frequency detector in PLL in cadence. Everyone is discussing about phase noise in VCO. Please any one can help me in finding phase noise value and plot in cadence. Regards, tanya dey
  5. T

    phase frequency detector

    Hi, Could anyone explain how to plot phase senstivity versus phase difference in cadence virtuoso. Thanks in advance:-)
See more

Part and Inventory Search

Back
Top