Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
e: Problem with verilog file (regarding $readmemh)
I have changed a little bit in the $display line:
$display("f=%h, a=%h, b=%h, y=%h, zero=%h, vec=%h",f, a, b, y, zero, vec[i]);
I have added vec[i] to display.
now from the results window, i got the picture just like this:
**broken link...
Hi,
I am trying to use $readmemh in verilog,but i am getting no error.
But, it displays xxxxxxxx value for input and output where I want hex numbers.
My code is as:
module testbench;
reg [31:0] a,b;
reg [2:0] f;
wire [31:0] y;
wire zero;
parameter vecs = 22;
alu alu0...
Hello there.
I found this USB 2.0 code from here: https://opencores.org/project,usb,overview
I am facing some problem in simulating it. It shows no error to compile or simulate in Modelsim but shows no waveform. :sad:
Can anyone help me how i can get waveform using this files? (by using...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
