Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the size of the transistor will affect the speed and matching, because the existance of non-zero on-resistance and parasitic capacitance. if the minumum size is ok for you , surely ,you can design it because it will save area. Howerver,if the minimum size of the transistors is not fine for your...
1. different technologies provide the transistors in different operation voltage. eg. H35B4D3 for 0.35um Process can both provide the standard low voltage transistor (3.3V) and also provide the high voltage transistor that can operated in 20V or even 50V.
2. if you use dual supply, it is ok...
Re: comparator circuits examples
1 the input supply voltage range is 1.4-18v, that means the comparator can operated both single supply and dual supplies. for example -9V- 9V is still acceptable.
2 it is the same as the input-impedance measurement of operation amplifier. you can get the...
in the analogLib, No existing ideal comparator, you can find it in ahdlLib. and you need add "veriloga" view in the switch view list to the environment.
I think it is not easy to cancel the offset in the Monte Carlo Simulation. The component model has been changed to ***mc in the simulation. moreover, the offset is random for each iteration as you mentioned.
Re: Cadence - analogLib - switch component, how does it work
what do you mean " the control in 'sp1tswitch' part ". if you want to know more setting about the ideal switch in analogLib. you can refer to the discussion:
https://www.edaboard.com/threads/42473/
Regards
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
