Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
In Xilinx documentation https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/acceleration_installation.html#vhc1571429852245, the minimum requirement for installing Vitis is 32 GB memory.
My pc is a hp ProBook 450 g3 i7 6500 with an 8 GB RAM DDR3. Would I be able to synthesize...
I already did the first two steps, for the last step I tried to display the values of the matrix in the command window but I can only display correctly few rows at a time correctly,I was wondering what may cause this problem ?
I would like to know how can initialize the content of DDR2 memory using xilinx tools ? my purpose is to load to static images to the memory before starting its operation, meaning initialzing different memory locations with different pixel values.
I splitted the memory into two sections so that each of the ports has its unique address space, so there is no overlapping here, I didnt use two separate block of RAMS beacuase I'm trying to save the resources here
I am trying to build a frame buffer controller to control two video feeds coming from two stereo cameras simultaneously on digilent Atlys board (spartan 6). the buffer is composed of a true dual port memory with two ports A and B to store the two video feeds the data is read from either ports...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.