Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Then how do I determine the intersection of the ac loadline with the Vce and Ic axis? The ac equivalent circuit of the output loop obviously has not indipendent generators in it. I have (in the "counterclockwise" direction) : ground -> (Rc||Rload) -> vce -> ground
This is my doubt: if the loadline is determined by the intersection points with the Vce and the Ic axis, and the Vce intersection is Vcc in the dc and (I presume) ac case, while the Ic axis intersection is Vcc/Rc in the dc case and Vcc/(Rc||Rload) in the ac case, then why the ac and the dc...
Hi, I'm studying output amplifier stages, specifically class A power amplifiers.
I though I knew the meaning of the loadline but evidently I'm wrong.
In the input loop the biasing determines the output curve of the output characteristics, right?
It doesn't determines the exact point. The latter...
Your qualitative explanation does convince me, thanks. I was thinking of an output voltage that assumes its final values without considering the continuity between them. Note that in your explanation there's no need of the time delay issue between input and output.
So here's (one of) the flaw in...
Obviously you are right about the fact that I must aware of not pretending that nature conforms to my theories about how it should work :-P
But my question could be read as follows:
can someone please point to me where my model is erratic?
You and keith1200rs both introduce the question of...
Even keeping in count the "direct" time lag, I cannot figure out HOW it should work in the direction of putting the amplifier in the linear interval of its I/O characteristics (starting from saturation).
Maybe I should draw a time diagram similar to those used in the timing analysis of digital...
Thanks for your reply.
Yes, I am assuming that every new voltage value at the output propagates in no time to the inverting input of the op-amp, and I still think it's a realistic assumption.
Think about what the output pin sees looking back towards the V- input: a voltage divider with maybe a...
Greetings to everyone, this is my first post.
Sorry for my bad english, I'll do my best to be as clear as possible.
Question is: how can an op-amp (for example in the noninverting configuration) go in the linear range of its I/O characteristic after being powered up?
Experience clearly...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
