Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by tablekursi

  1. T

    Network on Chip (NoC ) basics

    Thanks can u sent the code for this.
  2. T

    simulation of noc topologies

    how to simulate the mesh topology using opnet.as i am newbie from where i have to start.
  3. T

    opnet modeler 14.5 installation FAQ

    hi, I am newbie to opnet I want to install opnet 14.5 on windows 7 32bit.How can I install it. Is there any link,to download it from. its urgent plz thanks.
  4. T

    VHDL Comparator 4-bit

    dear tonionio, I constructed the fifo using logicore now I want to know how it is instantiated.
  5. T

    Network on Chip (NoC ) basics

    how to design a vhdl based router is there any literature or source code available please help
  6. T

    VHDL Comparator 4-bit

    how to write testbench for it - - - Updated - - - there is an error in process statement Object y of mode OUT can not be read.
See more

Part and Inventory Search

Back
Top