Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everybody
can you help me ; I have this error message when I want to simulate my cell unitaitre in hfss : The Perimeter Of The Faces For A Floquet Port Must Be Covered By Master/Slave Boundaries!
Hello everybody ;
I wish to have help please; analyzing the phase of the output S21 of my structure floquet ports under CST I obtained an opposite phase to that I obtained by modeling; the same phase, but reversed (multiplied * (- 1)); I think the error is in the direction of polarization of...
Hello everybody ;
I wish to have help please; analyzing the phase of the output S21 of my structure floquet ports under CST I obtained an opposite phase to that I obtained by modeling; the same phase, but reversed (multiplied * (- 1)); I think the error is in the direction of polarization of the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
