Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
We have a hierarchical design in which blocks are replica of each other. We want to have some strategy to insert scanchain in one block and then just replicate the blocks. This will reduce the ATPG pattern size and simulation/testing time on the other hand as we will be able to test all the...
Hi,
We are using tsmc 28nm PDK. According to the documentation for the oscillator pad "PDXOEDG" we can input max upto 30 MHz with the combination of CL and ESR from the table given in PDK (attach below for reference). In our design we want to have 100 MHz as input frequency without using PLL...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
