Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear experts:
I bought one portable SSD device(USB3.1 Gen2 10G). And I have two AMD X570 platforms. The hardware for both platforms is the same, including CPU(AMD Ryzen5 CPU), Win10 OS, and system SSD. The only difference is the two mother boards are the same brand but different model.
Strange...
Re: ESD protection with PESD implant
Thank you so much for your explanation, dick_freebird!!
Sorry for my vague images and unclear comments, causing you have to make all kinds of assumptions. Here I re-attached image with clearer comments in it. Confirmed there is damage occurred at drain side...
Re: ESD protection with PESD implant
Thank you so much dick_freebird!!
I think I understand your explanation. I have just got the photo of damaged spots(I delayered the metal layers and observed in microscope). Damage at 3.3V switch is confirmed. The exact location is at drain side of the big...
Re: ESD protection with PESD implant
Dear dick_freebird:
Thank you very much for your explanation.
Here I reply your questions as follows:
1. PESD means P-type ESD implant, it's implant beneath drain side of NMOS. It's used to reduce breakdown voltage and snapback voltage of NMOS. I attach...
Dear Friends:
I use simple diode+RC-INV-bigFET to protect ESD for my IC. Diode+RC-INV-bigFET are from foundry standard IOS. Bad news is it cannot pass MM 200V test. Damage occurred at the first device in circuits, which is a switch, as below image shown , even though I do follow ESD rules...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
