Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i am working in verilog coding. i am getting the following error
" illegal reference to net q "
my code is as follow:-
----------------------------------------------------------------------------------------------------------------------
T-flip flop
module tff(t,clk,reset,clear,q,qb)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
