Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by swagata

  1. S

    PVT analysis in T-SPICE

    Dear All, I have to do a PVT analysis of a circuit. I have a library file of TSMC that defines TT,SS,FF,SF,FS process corners. Now I simulate the circuit for all process corners. I simulate the circuit for differnt voltage(example TT_5V) and then for different temperature(example 27 degree...
  2. S

    Analog Design Automation

    Hello, Plz help with some tutorials on analog design automation. What is it's basic principle and how does it differ from electronic design automation (EDA)? Can anybody upload the book or provide link for "Introduction To analog VLSI design automation" written by Mohammad Ismail & Jose Franc...
  3. S

    Analog or Digital PLL?

    I am going through Datasheet of GP2015(RF Front End) of Zarlink. Why the LO frequencies are choosen this way?Do you think if double conversion was used by generating higher LO frequency, the architecture would have been much better? Hope you clear all my doubts. Thanx again swagata
  4. S

    Analog or Digital PLL?

    How will I understand from a simple datasheet which component is analog & which is digital?How do I know if PFD has the charge pump?The datasheet doesn't say anything. I have a 10Mhz input to a on chip PLL Reference Oscillator. The PLL is given to be locked at 1.4Ghz. What's the output from on...
  5. S

    Analog or Digital PLL?

    digital pll charge pump I have the reference input:10MHz .6V pk-pk.PLL is locked at 1.4GHz. It has PFD,Loop Filter & VCO. How will I ensure if it's Digital or Analog?I do not have any information about the topology of blocks. Plz send papers descriping operation of PLL as High...
  6. S

    GPS Receiver:problems

    Why 1.4Ghz LO frequency is choosen in this fixed LO frequency architecture? Added after 8 minutes: Phase detector is a part of PLL and not modulator.
  7. S

    GPS Receiver:problems

    I think I coundn't explain the problems. 1. The PLL is used in GPS receiver not as Frequency demodulator but to generate LO frequency 1.4GHz.The confusion is "PLL locked at 1.4Ghz " means refrence input to PLL is 1.4GHz?(Triple conversion using fixed LO frequency architecture) 2.I have read...
  8. S

    GPS Receiver:problems

    gps bpsk signal characteristics notes I am having a 1.5GHz signal with 1.023 Mbps BPSK modulation as RF input and LO at 1.4 Gz. Is the χ block a mixer or modulator? I heard that when 2 analog signals are mixed its a mixer and when 1 analog and digital signal signal is mixed its modulator. If a...
  9. S

    GPS Receiver:problems

    mixer used in gps GP2015 is a triple conversion RF receiver. It uses PLL for VCO as Local Oscillator. PLL is a digital circuit. So when VCO output is mixed with analog RF signal , what type of signal do we have. Is the Mixer a modulator? What is the ultimate IF frequency signal we are getting...
  10. S

    VLSI openings in INDIA for freshers

    vlsi openings for freshers Hallo!! Plz inform about VLSI openings in INDIA for freshers in any VLSI oriented company like Sasken,TI,Analog Devices etc and plz also mention contact details. Thanx in advance swagata
  11. S

    looking for any multiphase clock design papers

    multi-phase clock -patent -pll -ieee -dll Can anybody provide papaers on multiphase clock designing??? Thanx in advance swagata
  12. S

    Linear CMOS V-I converter

    Thanx a lot...............if possible upload the chapter plz
  13. S

    Linear CMOS V-I converter

    The book is not currently with me. Plz leave the Vto I part here or upload the chapter/book. Thanx in advance swagata
  14. S

    Linear CMOS V-I converter

    Can you plz help with linear CMOS V-I conveter????????? I need a V-I that uses minimum no. of transistors since I have to use 8 V-I in my design. Thanx in advance swagata
  15. S

    CMOS Ring Oscillator Design

    cmos ring oscillator I need papers on CMOS Ring Oscillator design with simulation examples having specification to device sizing.Can anybody help plz????????? Thanx in advance swagata

Part and Inventory Search

Back
Top