Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Synopsys dedign vision and generic (VHDL)
Hello, i write and synthetize VHDL for fpga since more than 10 year but now i am new with ASIC design
I have problem during the Elaboration of my design cause the presence of generic. is there some strange procedure to use in case of generic in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
